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1571 ABSTRACT 
A circuit for scanning and outputting the induced 
charges in a solid state charge coupled device (CCD) 
image detector (13) is disclosed in an image detection 
system (10) for use in a spacecraft attitude control sys- 
tem. The image detection system includes timing con- 
trol circuitry (25) for selectively controlling the output 
of the CCD detector (13) so that video outputs are 
provided only with respect to induced charges corre- 
sponding to predetermined sensing element lines of the 
CCD detector (13). The system also includs an analog 
to digital converter (29) for converting selected video 
outputs from the CCD detector (13). The timing con- 
trol circuit (25) and the analog to digital converter (29) 
are controlled by a programmed microprocessor (15) 
which defines the video outputs to be converted and 
further controls the timing control circuit (25) so that 
no video outputs are provided during the delay associ- 
ated with analog to digital conversion. 
19 Claims, 6 Drawing Figures 
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PROGRAMMABLE SCAN/READ CIRCUITRY FOR 
CHARGE COUPLED DEVICE IMAGING 
DETECTORS 
BACKGROUND O F  THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 43 U.S.C. 2457). 
The disclosed invention relates to the scanning and 
reading of solid state charge coupled device (CCD) 
image detectors, and is particularly directed to circuitry 
for selectively reading only predetermined CCD image 
sensing elements (pixels) so that read time can be mini- 
mized. In the preferred embodiment, the scanhead 
circuitry is incorporated in a star tracker for spacecraft 
attitude control systems. An example of the use of a star 
tracker in a spacecraft attitude control system is set 
forth in U.S. Pat. No. 4,012,018, issued to Lorell et al. 
on Mar. 15, 1977. 
A solid state CCD image sensor typically includes a 
rectangular array of discrete light sensing elements 
which are individually responsive to incident light en- 
ergy. Particularly, each pixel accumulates an amount of 
induced charge which is a linear function of the incident 
illumination intensity and of the time duration of expo- 
sure to the incident light (referred to as the “integration 
period”). Typically, the induced charge packets associ- 
ated with the pixels would be transferred to one or more 
analog transport registers for subsequent read-out. Re- 
gardless of the number of transport registers used, the 
analog voltages representative of the respective pixels 
are outputted serially from the image sensing detector. 
Prior art circuitry for scanning and processing the 
analog voltage outputs of CCD image detectors have 
typically outputted from the horizontal register each 
analog voltage associated with the respective CCD 
image sensing elements. Thus, the charges associated 
with each horizontal line are transferred to the horizon- 
tal register which is serially outputted before the 
charges of another line are transferred. 
Insofar as the analog voltage associated with each 
sensing element had to be shifted out, scanning the 
entire CCD array is relatively inefficient particularly 
where only certain predetermined pixels are of interest, 
such as in a star tracker. 
It is therefore an object of the invention to provide 
improved scanning, outputting, and selective reading of 
a CCD image detector. 
Another object of the invention is to provide im- 
proved control of the video output of a CCD image 
detector wherein only video outputs corresponding to 
predetermined pixel-induced charges are A / D  con- 
verted for further processing. 
A further object of the disclosed invention is to pro- 
vide an improved scadread circuit for CCD image 
detectors. 
It is another object of the invention to provide a 
scadread circuit for CCD image detectors wherein 
only predetermined pixels are processed. 
A further object of the invention is to provide an 
improved scadread circuit for CCD image detectors 
wherein only predetermined analog pixel voltages are 
outputted from the CCD image sensor. 
Yet another object of the invention is to provide an 
improved scanhead circuit for a CCD image detector 
2 
wherein only predetermined analog pixel voltages are 
outputted and wherein only selected ones of such pre- 
determined pixel voltages are A/D converted. 
5 SUMMARY OF THE INVENTION 
The foregoing objects and other purposes of the in- 
vention are achieved in a CCD image detector system 
having scadread circuitry that includes programmable 
control circuitry that provides control parameters in- 
10 dicative of the pixel locations of interest, timing cir- 
cuitry responsive to the programmable control circuitry 
and the control parameters for providing timing signals, 
video circuitry responsive to the timing signals for driv- 
ing and clocking the CCD image detector in accor- 
l5 dance with the timing signals, and a selectively enabled 
analog-to-digital (A/D) converter controlled by the 
programmable control circuitry for A/D converting 
only those predetermined CCD detector pixel output 
voltages of interest. 
More particularly, the programmable control cir- 
cuitry includes a programmed microprocessor which 
controls the clocking, outputting and A/D conversion 
of analog pixel voltages produced by the CCD image 
detector. By way of example, the disclosed preferred 
25 embodiment is incorporated in a spacecraft attitude 
control star tracker. 
2o 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The advantages and features of the present invention 
30 can be readily understood and appreciated by persons 
skilled in the pertinent art from the following detailed 
disclosure when read in conjunction with the drawing 
wherein: 
FIG. 1 is an illustrative block diagram of the dis- 
closed charge coupled device (CCD) image detector 
system that incorporates the invention. 
FIG. 2 is a simplified block diagram of an exemplary 
CCD image detector. 
FIG. 3 is a schematic diagram of the elements of the 
timing module identified in FIG. 1. 
FIG. 4 through FIG. 6 illustrate flow charts that 
disclose the functions performed by the CPU/memory 
module shown in FIG. 1 and the timing module shown 
35 
45 in FIG. 2. 
DETAILED DESCRIPTION O F  THE 
DISCLOSURE 
Illustrated in FIG. 1 is a CCD image detector system 
50 10 that includes a group of optical elements 11 which 
provides image forming charge inducing incident light 
to a CCD image detector 13. The optical group 11 
should typically include lens elements and other optical 
elements. For purposes of star tracking, where the fo- 
55 cused image of a star of interest might be smaller than 
the non-sensing boundaries between the individual light 
sensing elements of the CCD image detector 13, the 
optical image should be slightly defocused. That will 
insure that the image of a star of interest will always be 
The overall operation of the CCD image detector 10 
is controlled by a central processing unit (CPU)/mem- 
ory module 15. As shown, there are functional elements 
interposed between the CCD image detector 13 and the 
65 CPU/memory module 15 and such elements will be 
described further herein. 
The CPU/memory module 15 preferably utilizes a 
commercially available microprocessor of appropriate 
60 sensed by the light sensing elements. 
3 
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processing speed for the particular application. For the on FIG. 2. The elements forming a row in the array 33 
disclosed star tracker use of the CCD image detector are sometimes collectively referred to as a line or hori- 
system IO, the Intel 80x0 riiicrclprocessor is suitable. zontal licL. The elements forming a column are some- 
The CPU/memory module 15 further includes random times collectively referred to as a vertical column. As is 
access memory (RAM) and read only memory (ROM) 5 well known to persons skilled in the art, each pixel 31 
which are not shown. Also, the CPU/memory module develops an induced charge packet having a charge 
15 includes appropriate interface and control circuitry, level that is proportional to incident light intensity and 
as required, such as a clock generator and driver. The duration of exposure to incident light prior to transfer of 
specific implementation of the CPU/memory module the charge packet. The duration of exposure is also 
15 will depend on many factors including the micro- 10 referred to as the integration period. 
processor used, and specific implementations will be The integrated charges are clock outputted, and the 
readily apparent to persons skilled in the art. integrated charges associated with an individual hori- 
Associated with the CPU/memory module 15 is an zontal line are ultimately transferred to a horizontal 
address bus 17 and a data bus 19 for addressing other transport register 35 which is shown in FIG. 2. An 
functional elements in the CCD detector system 10 and 15 onchip amplifier 37 provides the video output from the 
for communication between the CPU/memory module CCD detector. 
15 and such other elements. Also, a control bus 21 is By way of reference, a field can be considered as a 
provided for the communications of control informa- collection of horizontal lines, and the field is sequen- 
tion (such as read or write commands). Power supply tially clocked into the horizontal transport register 35 
connections and other well known details of micro- 20 line by line. Some CCD devices define all of the hori- 
processor based systems are not shown. zontal lines as one field (often referred to as a “frame”), 
The CCD detector system 10 further includes an while others define the odd horizontal lines as one field 
attitude computer interface 23 for communicating with and the even horizontal lines as another, wherein both 
the attitude computer (not shown) that utilizes the dis- fields comprise the frame. In either case, after an inte- 
closed detector system 10. Thus, commands from the 25 gration period the charges of the entire CCD array are 
attitude computer are communicated via the interface transferred to the horizontal transport register one line 
23, and position information regarding the star or stars at a time as controlled by appropriate clocking. Obvi- 
being tracked is provided to the attitude computer via ously, where the entire array is divided into two fields, 
the interface 23. As is shown, the interface 23 is coupled the charges associated with the lines of one field (for 
to the address bus 17 and the data bus 19. 30 example, the odd lines) are sequentially transferred, on 
The CPU/memory module 15 further controls a tim- a line-by-line basis to the horizontal transport register, 
ing module 25 which provides the clock and control and then the charges associated with the other field (in 
signals for outputting the integrated charge patterns of the same example, the even lines) are transferred to the 
the CCD image detector 13. As will be more fully de- horizontal transport register line by line. 
scribed below, the timing module 25 selectively con- 35 Where two fields are used to output the integrated 
trols, inter alia, the rate of transfer of the line charges to charges of the entire array, generally the CCD image 
the horizontal shift register of the CCD detector 13 and detector chip includes vertical transport registers (not 
whether the horizontal shift register outputs its charge shown on FIG. 2), with one vertical transport register 
packets. The clock rate of the output of the horizontal for each vertical column of image sensing elements. In 
transport register is also controlled by the timing mod- 40 operation, at the end of the integration period, all the 
ule 25. charges of the lines corresponding to the first field are 
transferred to the vertical transport registers. Then, the The outputs of the timing module 25 are provided to 
a video ciicuit module 27which contains appropriate 
driver circuitry for driving the CCD image detector 13. 
The video circuit module 27 further includes a pre- 
amplifier for the video output of the CCD horizontal 
register, and circuitry for sampling the pre-amplified 
signal. Video circuitry for driving and sampling CCD 
image detectors are known to persons skilled in the art. 
The sampled outputs from the video circuit module 
27 are provided to an analog-to-digital (A/D) converter 
29. Communication between A/D converter 29 and the 
CPU/memory module 15 is via the address bus 17, the 
data bus 19, and the control bus 21. In accordance with 
the principles of the disclosed invention, the A/D con- 
verter 29 operates only on those CCD video output 
samples that are of interest as defined by the CPU/- 
memory module 15. The A/D results are communi- 
cated to the CPU/memory module 15 as data on the 
data bus 19. 
By way of example, the CCD image detector 13 can 
be one of the suitable commercially available detectors 
such as those available from RCA or FAIRCHILD. 
For ease of explanation, a simplified block diagram of a 
typical CCD image detector chip is shown in FIG. 2. 
As discussed previously, a typical CCD image detector 
includes discrete light-sensing elements 31 called pixels 
which are distributed in a rectangular grid 33, as shown 
charges on the vertical registers are transferred one line 
at a time to the horizontal register. After all the charges 
45 of the lines of the first field have been transferred, the 
charges corresponding to the other field are transferred 
to the vertical transport registers for line by line transfer 
to the horizontal transport register. 
In those CCD detector devices wherein contiguous 
50 horizontal lines are sequentially transferred to the hori- 
zontal transport register, vertical transport registers are 
not used. Rather, the contents of each line is transferred 
to the adjacent line closer to the transport register upon 
appropriate vertical clock signals. Thus, the charges of 
55 respective lines are transported to the horizontal trans- 
port register on a line by line basis. 
It should be noted that the horizontal register of the 
CCD image detector 13 is not cleared unless it is trans- 
ferred out by appropriate clocking. Thus, transferring 
60 the charges for a line into the horizontal transport regis- 
ter without having serially outputted the charges from 
the previous line will result in charge accumulation, and ‘ the information corresponding to those lines whose 
charges were accumulated is lost. That, however, does 
65 not matter where the information associated with the 
charges of such accumulated lines is of no interest. 
The CCD detector 13 is a clocked device requiring 
vertical shift clock signals to transfer the line charges to 
4,430,673 
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the horizontal shift registers. On each vertical shift tinually applied without any intervening HCLOCK, 
clock, each line being transferred advances one line and and information corresponding to horizontal lines thus 
the line adjacent the horizontal transport register 35 accumulated is lost. 
transfers into the horizontal transport register 35. The SERIAL DUMP MODE. In this mode of operation, 
CCD detector further requires horizontal shift clocks 5 the entire contents of the horizontal transport register is 
for outputting the contents of the horizontal transport clocked out but not read (i.e. without A/D conversion) 
register. SPecificah', the video output of a new charge by application of the horizontal shift clock HCLOCK 
packet is provided with a new horizontal shift clock. prior to transfer into the horizontal register of the 
It should be noted that in referring to vertical and charges of a subsequent line. The faster HCLOCKl is 
horizontal shift clocks, persons skilled in the art will 10 utilized to shift out charges corresponding to those 
readily recognize that a CCD image detector will gen- elements which are not within the controlling field of 
erally include multiple inputs for multi-phase clock view and the slower ~c-0~~2 is used to shift 
signals. The details of the multi-phase clocking require- charges corresponding to image detecting elements 
ments of CCD image detectors are well known to per- within the field of view, The vertical shift clock 
l 5  VCLOCK is not applied until after the horizontal trans- sons skilled in the art. 
In the disclosed invention, the vertical shift clock port register has been completely shifted out, and thus 
after the horizontal transport register is fully shifted out transfer into the horizontal register of the charges of a 
or only when the horizontal shift register is not to be subsequent line. 
(VCLoCK) is Of a fixed period and is provided Only the horizontal transport register is cleared prior to 
outputted. Thus, where no horizontal shift clocks are 20 SELECTIVE READ MODE. this mode of oper- 
ation, the horizontal transport register is ,-.locked with VCLoCK is Otherwise, VCLOCK is controlled so that it does not occur until the appropriate horizontal shift clocks HCLOCKl and 
HCLOCK2. When a video output is to be read, such an after the horizontal clocks have ceased. HCLoCK output is sampled and provided to the A/D converter, 
called HCLOCKl is utilized in shifting charges associ- conversion is completed. The A/D conversion delay is ated with image sensing elements outside a predeter- 
mined area of the CCD array called the field of view considerably longer than either of the horiziontal shift 
(FOV). Within the field of view, a slower HCLOCK clock periods, and therefore charges associated with 
3o pixels not to be read can be outputted as fast as practica- called HCLOCK2 is utilized. 
The field of view (FOV) referred to depends on the bk since they do not have to be A/D converted' 
mode of operation of the detector system By way of Thus, the disclosed invention minimizes the time 
include a target acquisition mode and a track mode. In trol of the clocks applied. The image areas of interest 
the acquisition mode the FOV is 10 35 are processed as required, while those areas not of inter- 
dimension is in the horizontal line direction. In the track est are scanned 
mode, the F~~ is 10" Both of these fields of view Referring now to FIG. 3, illustrated therein is a block 
are considerably smaller than the entire field of view of diagram Of the timing 25 Of '. known 
below. ers, and control lines are not shown. The timing module 
of FIG. 3 includes an e l emen the  compare logic 39 
important to the operation of the disclosed detector which the count (ECoUNT) and 
The 
herein) are of variable Periodicity. A fast HCLOCK 25 and the horizontal register is not clocked until that AID 
example, the disclosed invention is contemplated to required to Scan the CCD detector l3 through the con- 
10" wherein the 
the CCD detector 13 and will be discussed fully details such as input and Output decoders, data bus buff- 
Insofar as timing control of the CCD detector 13 is 
system 10, the following definitions in the context of line count &COUNT) of the current video output of 
timing are provided f o r a  better understanding of the 
invention. 
SCAN. As used with regard to the CCD detector 13, 
this term refers to the line by line transfer of charge 
packets into the horizontal transport register, regardless 
of whether the horizontal transport register is clocked. 
Thus, the overall operation of selectively clocking the 
CCD detector to ultimately clear all the pixels will be 
called scanning. 
READ. As used in conjunction with the video output 
from the amplifier 37, reading that output will refer to 
the sampling and A/D conversion of a particular video 
output from the amplifier 37. Thus, the horizontal trans- 
port register can be clocked, thereby providing video 
outputs, but such outputs are not necessarily read. 
When a video output is read, the horizontal shift clock 
signals (which will necessarily be the slower 
HCLOCK2) are not furnished to the CCD detector 13 
until A/D conversion is complete. This insures that 
subsequent charge packet data is not lost. 
HORIZONTAL ACCUMULATE MODE. In this 
mode of operation, charges associated with a horizontal 
line are transferred to the horizontal shift register with- 
out serially outputting the horizontal register contents 
from the previous horizontal line(s). VCLOCK is con- 
the horizontal transport register of the CCD detector 13 
45 (FIG. 1) with position data provided by the CPU/mem- 
ory module 15. The position data from the CPU is 
loaded via the CPU data bus 19 upon an appropriate 
load data command. A CCD master clock MCLK, 
which is derived from the CPU master clock, is also 
50 provided to the element/line compare logic 39. The 
compare logic 39 provides an Equal Flag output that is 
active when the current video output coincides with the 
position data. The Equal Flag output is utilized by the 
CPU/memory module 15 to stop the CCD clocks to 
The line count and element count signals are pro- 
vided by scan control/count logic 41. The line count 
and element count are indicative of the CCD image 
element position associated with the video output from 
60 the horizontal transport register. As indicated, the ele- 
ment count and line count are also provided to the 
CPU/memory module 15. The CCD scan control/- 
count logic 41 also provides read control information. 
Inputs to CCD scan control/count logic 41 include a 
65 reset signal to synchronize the count logic to output of 
the CCD detector 13, and the CCD master clock 
MCLK. Further, an Accumulate On signal is provided 
to the scan control/count logic 41 that indicates when 
55 allow for A / D  conversion. 
4,430,673 
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the horizontal accumulate mode is on, thereby prevent- 
ing erroneous element counts. 
The CPU/memory logic 15 further provides start/- 
stop commands to the scan control/count logic 41 to 
indicate when the video output of the horizontal trans- 
port register is to be read (that is, A/D converted), and 
when the counting process should stop. The start/stop 
information is also provided in the read control infor- 
mation outputted by the CCD scan control/count logic 
41. 
The Accumulate On signal is outputted by an accu- 
mulate logic circuit 43 which compares the line count 
with CPU provided line limits LIMl  and LIM2. The 
first limit LIMl  indicates that all lines prior to line 
LIMl are to be transferred to the horizontal register in 
the horizontal accumulate mode. The other limit LIMZ 
indicates that line LIMZ and succeeding lines are to be 
transferred to the horizontal transport register in the 
horizontal accumulate mode. During those intervals 
when the horizontal accumulate mode is utilized, the 
Accumulate On signal is active, thereby indicating that 
the horizontal clock HCLOCK should not be supplied 
to the CCD detector 13. 
The line limits LIMl and LIM2 are provided to the 
accumulate logic 43 from the CPU/memory module 15 
via the CPU data bus 19. That data is transferred in 
response to an appropriate load command from the 
CPU/memory module 15. 
The timing module of FIG. 3 further includes mode 
select logic 45 which provides as an output mode status 
information indicative of the mode of operation of the 
image detector system 10 (e.g., target acquisition or 
track mode.) The mode of operation data is inputted 
from the CPU/memory module 15 to the mode select 
logic 45 via the CPU data bus 19 on an appropriate load 
command. 
The mode status information is provided to field of 
view (FOV) logic 47 which is also responsive to the 
element count from the CCD scan control/count logic 
41. The FOV logic provides FOV control information 
that indicates whether the element count is within the 
element count parameters of the particular FOV de- 
fined by the mode status. 
The FOV status (based on element count) is provided 
to CCD clock pulse logic 49 which also accepts the 
Accumulate On signal from the accumulate logic 43. 
Other inputs to the CCD clock pulse logic 49 include 
the read control information, the line count, and the 
element count from the CCD scan control/count logic 
41. The CPU master clock is also inputted to the CCD 
clock pulse logic 49. 
On the basis of inputs it receives, the CCD clock 
pulse logic 49 provides the vertical shift clock 
VCLOCK and the horizontal shift clock HCLOCK to 
the video circuitry 27. It also provides the CCD master 
clock MCLK which is synchronized to the CPU master 
clock. Thus, appropriate VCLOCK's and fast or slow 
HCLOCK's are provided. Moreover, in response to the 
start/stop command from the CPU to the CCD scan 
control/count logic 41, the CCD clock pulse logic 49 is 
provided with read information indicating that A/D 
conversion is to be performed and the clock signals to 
the CCD detector 13 should be stopped. 
Further, the Accumulate On signal and the FOV 
status provide the CCD clock pulse logic 49 with infor- 
mation to provide HCLOCKl and HCLOCKZ at the 
appropriate element and line counts. That is, the hori- 
zontal shift clock HCLOCK is applied between lines 
5 
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LIMl and LIMZ, and the appropriate clock rate 
HCLOCKl and HCLOCK2 is utilized depending on 
the element count. 
Referring now to FIG. 4, illustrated therein is a flow- 
chart defining the functions performed by the CCD 
image detector 13 in the target acquisition mode. In that 
mode, the field of view in terms of element count is 
defined by the FOV logic 47 in response to the mode 
status. The field of view in terms of line count is defined 
by the accumulate logic 43 in response to LIMl and 
LIMZ as provided by the CPU/memory logic 15. Thus, 
the charges associated with the lines within the field of 
view are outputted, and the charges associated with 
elements within the field of view are outputted using 
the slower HCLOCK2. As shown by the function 
blocks 51 and 53 in FIG. 4, video outputs are provided 
for each of the charges associated with the CCD ele- 
ments in the field of view, and the element having the 
brightest image is determined. 
A decision is made in a decision block 55 as to 
whether the image intensity in that brightest element 
exceeds a predetermined analog threshold. If it does 
not, then the CCD detector array is again scanned. If 
the image intensity exceeds the predetermined thresh- 
old, information regarding the location of the element 
having the brightest image intensity is utilized to define 
an acquisition matrix of CCD elements to be read (Le., 
A/D converted) as shown by function block 57. In a 
star tracker system, that matrix would typically com- 
prise a six by six element array. 
On the basis of that matrix, the CCD detector 13 is 
scanned, and the video outputs associated with the de- 
fined matrix are A/D converted as shown in the func- 
tion block 59. The digital values representing lhe in- 
duced charges from the matrix elements are then uti- 
lized to calculate individual pixel intensities, as identi- 
fied in the function block 61. 
The calculated intensities are then compared with 
predetermined high and low intensity limits, as shown 
in the decision block 63. If none of the calculated inten- 
sities is between the predetermined limits, the detector 
system function returns to scanning the field of view for 
a target at the function block 51. If at least one of the 
calculated intensities is between the predetermined lim- 
its, then the calculated intensities are summed, as shown 
in the function block 65. 
The intensity sum is then compared with predeter- 
mined high and low total intensity limits, as shown in 
decision block 67. If the total intensity is not between 
the predetermined limits, then the detector system re- 
turns to scanning for another target beginning with the 
function block 51. If the total intensity is between the 
predetermined limits, then the matrix that was read, as 
represented by the individual calculated intensities, is 
analyzed to determine whether the image is an extended 
body. An extended body is an image that extends over 
more elements of the matrix than would be expected of 
a star, which would typically be defocused over a three 
by three matrix. 
As shown in decision block 69, if the image on the 
matrix is determined to be an extended body, then the 
image detector system returns to scanning for another 
target, starting at the function block 51. If the image is 
not an extended body, then it is regarded as an appropri- 
ate target star for tracking. 
The functions performed by the detector system in 
the track mode are set forth in the flowcharts of FIGS. 
5 and 6. In that mode of operation the matrix of interest 
4,430,673 
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within the appropriate field of view can be a three by appropriate VCLOCK is provided to transfer the next 
three element tracking matrix that is determined from line into the horizontal transport register, and 
the intensity information derived in the acquisition LCOUNT is incremented. 
mode. Further, although the tracking matrix can be Control then transfers back to the decision block 81 
anywhere within the 10" X IO" tracking field of view, 5 to determine whether LCOUNT has reached LIM2. As 
the line count limit LIMl is set as a function of the contemplated, LIM2 corresponds to the line immedi- 
tracking matrix so that the charges associated with a ately after the line having the last element in the track- 
predetermined number of lines immediately prior to the ing matrix. The functions performed when LCOUNT 
first line that has an element of the tracking matrix are has not reached LIM2 have been discussed above. 
serially dumped (Le., those lines are clocked out of the 10 When LCOUNT reaches LIM2, a determination is 
horizontal register but not A/D converted). Also, made as to whether the end of frame (EOF) has been 
LIM2 is set so that horizontal line accumulation re- reached, as specified in decision block 91. If the end of 
sumes after the last line containing a matrix element has frame has not been reached, the functions of function 
been read out. Thus, for purposes of horizontal line block 93 are performed, and thus LCOUNT is incre- 
accumulation, the matrix location is controlling. 15 mented and an appropriate VCLOCK is provided to 
Referring to FIG. 5, the mode parameters are set shift a line into the horizontal shift register. Then con- 
upon entry into the tracking mode, as shown by the trol goes back to the decision block 91. 
functional block 71. Thus, for example, the FOV logic If the end of frame is reached, as determined by the 
47 (FIG. 3) will provide appropriate field of view cion- decision block 91, the entire CCD detector 13 has been 
trol in response to the mode status. In the next function 20 scanned. Therefore, control returns to the function 
block 73, the line count LCOUNT, element count block 73 as indicated by the letter "C" to start the track 
ECOUNT, and matrix count MCOUNT are reset. The scanning procedure all over again. Thus, all lines fol- 
line count and element count are provided by the CCD lowing the lines containing the tracking matrix are hori- 
scan control/count logic 41, and the matrix count zontally accumulated, and HCLOCK is not provided. 
MCOUNT represents the number of tracking matrix 25 In the course of scanning the CCD detector array 13, 
elements that have to be A D  converted. the Equal Flag examined in the decision block 85 will be 
Further in accordance with the function block 73, the set (one) with respect to the video output of those ele- 
line count and element count of the first element of the ments in the tracking matrix. At those times, control is 
tracking matrix are loaded by the CPU/memory mod- transferred to a routine A which is set forth in FIG. 6, 
ule 15 into the e l e m e n t h e  compare logic 39; and the 30 which includes a function block 95 that defines that 
horizontal accumulate limits LIMl and LIM2 are clocks are not provided to the CCD detector array 13 
loaded into the accumulate logic 43. and A D  conversion starts. According to the next func- 
As shown in function blocks 75 and 77, there is a loop tion block 97, the coordinates of the next element whose 
which increments LCOUNT, provides an appropriate video output is to be read are loaded into the element/- 
VCLOCK to shift one line into the horizontal register, 35 line compare logic 39 for subsequent use. 
and checks whether LCOUNT is less than LIM1. So Then a continual check is made to determine whether 
long as LCOUNT remains less than LIMl, the loop A / D  conversion is completed, as shown by the loop 
continues, thereby causing the CCD detector system to that includes decision block 99. When A/D conversion 
operate in the horizontal accumulate mode. is complete, the matrix count MCOUNT is incremented 
When LCOUNT is no longer less than LIM1, the 40 as shown in function block 101 to include the video 
functions set forth in function block 79 are performed output that was just A D  converted. In decision block 
which includes serially dumping a predetermined num- 103, a determination is made as to whether MCOUNT 
ber of lines and appropriately incrementing LCOUNT. has reached a predetermined maximum that corre- 
The lines serially dumped correspond to a predeter- sponds to the number of elements in the predetermined 
mined number of lines immediately prior to the line 45 tracking matrix. If the maximum has not been reached, 
having the first tracking matrix element. control returns to the point B on FIG. 5. 
The LCOUNT is examined to determine whether it is If the maximum count has been reached (indicating 
greater than or equal to LIM2, as represented by deci- the entire tracking matrix has been read), the intensity 
sion block 81. If LCOUNT is less than LIM2, then the data corresponding to the tracking matrix is processed 
functions set forth in function block 83 are performed. 50 as represented by the function block 105. Such process- 
That is, ECOUNT is incremented and the appropriate ing could include interpolation to determine the cen- 
HCLOCK is applied to output an analog charge from troid of the tracked start image and the calculation of 
the horizontal transport register. The position coordi- attitude errors. The processing results are outputted via 
nates associated with the output, as represented by the attitude computer interface 23 (FIG. 1) as repre- 
LCOUNT and ECOUNT, are compared with the coor- 55 sented by function block 107. Control then returns to 
dinates identifying the next matrix element to be read. the point B on FIG. 5. 
When the comparison determines that the respective Although the foregoing has been a description and 
coordinates are equal, the Equal Flag is set to one. illustration of specific embodiments of the invention, 
In the next decision block 85, the Equal Flag is various modifications and changes thereto can be made 
checked, and if it is a one, a branch to the routine A of 60 by persons skilled in the art within the scope and spirit 
FIG. 6 is made. If the flag is not set, then a determina- of the invention as defined by the following claims. 
tion is made as to whether the outputted charge corre- 
sponds to the last element of a line thereby indicating 
the end of line (EOL), as identified by decision block 87. 
back to the function block 83. When the end of line is 
reached, the functions set forth in function block 89 are 
performed. The element count ECOUNT is reset, an 
What is claimed is: 
1. In an image detector system including charge COU- 
pled device (CCD) image detecting means responsive 
If the end of line has not been reached, control loops 65 to image forming incident light and having a plurality of 
lines of individual light sensing elements for storing 
induced charges and a horizontal transport register, the 
improved combination comprising: 
11 
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sensing means responsive to a predetermined control 
parameter in a sensed area less than the overall area 
of the entire device; 
timing control means for controlling the transfer of 
the line charges into the horizontal register and for 5 
controlling the CCD image detecting means to 
provide video outputs only for predetermined line 
charges from said sensed area; and 
processing means for providing to said timing means 
control information indicative of said predeter- 10 
mined lines. 
2. The combination of claim 1 wherein said timing 
means provides clock signals for shifting the horizontal 
transport register only after the transfer into the hori- 
zontal register of any of said predetermined lines. 
3. The combination of claim 2 wherein said timing 
means controls the clock rate provided to the horizontal 
register as a function of the position in the line of the 
charge being outputted. 
15 
4. The combination of claim 3 wherein said timing 20 
means controls the provision of the clock signals pro- 
vided to the horizontal register in response to com- 
mands from said processing means. 
5. The combination of claim 1 wherein said process- 
ing means is a programmable microprocessor. 
6. The combination of claim 5 wherein said micro- 
processor defines a plurality of adjacent lines as said 
predetermined lines. 
7. In an image detector system including optical 
means for providing image forming light energy, and 30 
charge coupled device (CCD) image detecting means 
responsive to the light energy having a plurality of 
image detecting elements arranged in horizontal lines 
and vertical columns for individually integrating re- 
spective charges over an integration period in response 35 
to the light energy and further having a horizontal ana- 
log transport register, the improved combination com- 
prising: 
timine control means for controlling the transfer of 
25 
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line charges into the horizontal transport register 
and for selectively controlling the video output 
from the horizontal register; 
circuitry for sampling the video output of the hori- 
zontal transport register to provide analog sample 
outputs; 
conversion means for accepting selected analog sam- 
ple outputs and for providing digital outputs repre- 
sentative of said selected analog sample outputs; 
means for sensing a predetermined area of interest in 
the CCD which area is smaller in dimension than 
the entire CCD area; and 
processing means for providing to said timing control 
means and said conversion means control informa- 
tion indicative of predetermined image detecting 
elements associated with the area of interest and 
whose integrated charges are to be outputted and 
converted by said conversion means. 
8. The combination of claim 7 wherein said timing 
control means controls the CCD image detecting means 
to provide video outputs only for line charges corre- 
sponding to predetermined horizontal lines. 
9. The combination of claim 8 wherein said predeter- 
mined horizontal lines include said predetermined 
40 
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image detecting elements and a plurality of adjacent 
lines whose integrated charges are transferred to the 
horizontd register prior to the transfer to the horizontal 
register of charges corresponding to lines containing 
predetermined image detecting elements. 
10. The combination of claim 8 wherein said timing 
control means provides horizontal shift clock signals for 
providing the video outputs from the horizontal trans- 
port register. 
11. The combination of claim 10 wherein said hori- 
zontal shift clock signals are at different rates as a func- 
tion of the vertical column position of the element asso- 
ciated with the charge providing the video output. 
12. The combination of claim 7 wherein said process- 
ing means comprises a programmable microprocessor 
that further operates on said digital outputs to provide 
image information. 
13. A circuit for scanning and selectively outputting 
the light energy induced charges of a charge coupled 
device (CCD) image detector comprising: 
timing control means for selectively controlling the 
clocking of the CCD image detector as a function 
of the regions of the CCD image detector being 
scanned so that predetermined regions are clocked 
in accordance with predetermined clocking se- 
quences; 
sensing means for sensing a predetermined region less 
than the entire region after determining that said 
sensed region meets a predetermined control pa- 
rameter; and 
processing control means for providing control infor- 
mation to said timing means including information 
indicative of said predetermined region that met 
said control parameter. 
14. The circuit of claim 13 wherein said timing con- 
trol means controls the CCD image detector to provide 
outputs only for predetermined lines which are fewer 
than all of the lines in the CCD image detector. 
15. The circuit of claim 14 wherein said timing con- 
trol means provides horizontal shift clock signals to the 
CCD image detector for producing video outputs cor- 
responding to the charges associated with said predeter- 
mined lines. 
16. The circuit of claim 15 wherein said horizontal 
shift clock signals are provided at different rates as a 
function of the position in the line of the charge being 
outputted. 
17. The circuit of claim 15 further including an analog 
to digital converter for converting selected video out- 
puts as determined by said processing control means. 
18. The circuit of claim 13 wherein said processing 
control means comprises a programmable microproces- 
sor. 
19. A circuit for scanning and selectively reading out 
a charge coupled device (CCD) including: 
means operative for determining if a predetermined 
portion less than the entire CCD meets a predeter- 
mined control parameter; and 
timing control processing means for reading only that 
portion of the CCD which meets said control pa- 
rameter. 
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